This article discusses the importance of practical HLS verification in the production of silicon, highlighting key lessons learned to improve design efficiency. It emphasizes early verification, the use of SystemC/C++ models, and the need for a robust verification strategy.
With the development of increasingly complex chips – such as AI accelerators – high-level synthesis (HLS) is transitioning from experimental methodology to a practical approach.
The post Practical HLS Verification: What It Takes to Ship Silicon appeared first on Semiconductor Digest.
This article discusses the importance of practical HLS verification in the production of silicon, highlighting key lessons learned to improve design efficiency. It emphasizes early verification, the use of SystemC/C++ models, and the need for a robust verification strategy.
Practical HLS verification involves applying effective verification strategies early in the chip design process to ensure the reliability of high-level synthesis designs.
Early verification helps identify architectural and algorithmic bugs before final RTL is available, reducing costs and improving design efficiency.
SystemC/C++ models can serve as golden behavioral checkers, validating input interpretations and corner case behaviors against HLS designs.
Shifting verification left means integrating verification processes earlier in the design workflow, allowing for continuous testing and bug identification.
Coverage methodology in HLS should focus on functional coverage and algorithmic corner cases to ensure the design behaves correctly across its intended operating space.
Teams should validate system-level assumptions early and reuse verification assets to ensure consistent behavior between block-level and SoC-level designs.
<a href="https://desdunia.com/semiconductors/practical-hls-verification-what-it-takes-to-ship-silicon" target="_blank" rel="nofollow noopener">Practical HLS Verification: Essential Insights for Silicon Shipping</a> (Desdunia, 2026-02-05)[Practical HLS Verification: Essential Insights for Silicon Shipping](https://desdunia.com/semiconductors/practical-hls-verification-what-it-takes-to-ship-silicon) — Desdunia (2026-02-05)https://desdunia.com/semiconductors/practical-hls-verification-what-it-takes-to-ship-silicon<blockquote cite="https://desdunia.com/semiconductors/practical-hls-verification-what-it-takes-to-ship-silicon">Practical HLS Verification: Essential Insights for Silicon Shipping</blockquote>
<p>Source: <a href="https://desdunia.com/semiconductors/practical-hls-verification-what-it-takes-to-ship-silicon" target="_blank" rel="nofollow noopener">Desdunia</a></p>Hammond Power Solutions Inc. has announced its agreement to acquire AEG Power Solutions, a global manufacturer of industrial power electronics. This acquisition aims to strengthen HPS's portfolio and expand its market presence across various sectors.
At IEEE ISSCC 2026, imec revealed a groundbreaking 7-bit, 175GS/s ADC that combines a compact footprint with low energy consumption. This innovation addresses the growing demands of AI and cloud-driven data centers.
EV Group has introduced the EVG120, an advanced resist processing system that offers higher throughput and flexibility for semiconductor manufacturing. This next-generation platform is optimized for various applications, including advanced packaging and MEMS.
LINTEC has launched a new resin coating process called Pattern Coating Before Lamination (PCBL) to improve the flatness of semiconductor wafers during back grinding. This innovative method addresses thickness variations caused by step height differences, enhancing the quality of semiconductor chips.
CEA-List and CEA-Leti have introduced the first electro-optical router with dynamic optical routing integrated with CMOS control logic. This innovation enables faster and more efficient optical communication within advanced chiplet-based packages.